A Write After Read (WAR) hazard occurs in pipelined computer architectures when a subsequent instruction writes to a register or memory location before a preceding instruction has read from it, potentially leading to incorrect data being read. This type of hazard is also known as an 'anti-dependence' and can be mitigated through techniques like register renaming or reordering instructions.