A structural hazard occurs in a pipelined processor when two or more instructions require the same hardware resource simultaneously, leading to potential delays or conflicts in execution. This type of hazard can be mitigated through techniques like resource duplication or scheduling algorithms that reorder instructions to avoid contention.