Pipeline stall occurs in a CPU when the next instruction cannot be executed in the following clock cycle, causing a delay in the instruction pipeline. This can significantly impact performance by reducing the throughput of the processor, often due to hazards like data dependencies, control dependencies, or structural issues.