Latch-up is a failure mechanism in CMOS integrated circuits where a parasitic structure creates a short circuit, leading to high current flow and potential device destruction. It is typically triggered by excessive voltage or current, and can be mitigated through design techniques and process modifications.
