Instruction pipelining is a technique used in CPUs to improve performance by overlapping the execution of multiple instructions. It divides the process of executing an instruction into separate stages, allowing multiple instructions to be processed simultaneously at different stages of completion.