Delayed branch is a technique used in computer architecture to mitigate the performance penalty of branch instructions by executing the instruction immediately following a branch regardless of the branch outcome. This approach leverages the pipeline architecture to optimize instruction throughput by filling the 'delay slot' with a useful instruction that can execute while the branch decision is being resolved.