Control hazards, also known as branch hazards, occur in pipelined processors when the pipeline makes wrong decisions on branch predictions, leading to delays and inefficiencies. These hazards can significantly impact the performance of a CPU by causing pipeline stalls or requiring complex branch prediction and resolution mechanisms.